ultra-low distortion differential adc driver preliminary technical data ada4938-1 rev. pra information furnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed by analog devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. specifications subject to change without notice. no license is granted by implication or otherwise under any patent or patent rights of analog devices. trademarks and registered trademarks are the property of their respective owners. one technology way, p.o. box 9106, norwood, ma 02062-9106, u.s.a. tel: 781.329.4700 www.analog.com fax: 781.461.3113 ?2006 analog devices, inc. all rights reserved. features extremely low harmonic distortion ?108 dbc hd2 @ 10 mhz ?79 dbc hd2 @ 70 mhz ?125 dbc hd3 @ 10 mhz ?87 dbc hd3 @ 70 mhz low input voltage noise: 2.2 nv/hz high speed ?3 db bandwidth of 1.5 ghz, g = 1 slew rate: 4700 v/s 0.1 db gain flatness to 125 mhz fast settling to 0.01% in 8.5 ns fast overdrive recovery of 4 ns 1 mv typical offset voltage externally adjustable gain differential to differential or single-ended to differential operation adjustable output common-mode voltage wide supply voltage range: +5 v & 5 v pb-free 3 mm x 3 mm lfcsp package applications adc drivers single-ended-to-differential converters if and baseband gain blocks differential buffers line drivers functional block diagram figure 1. general description the ada4938-1 is a low noise, ultra-low distortion, high speed differential amplifier. it is an ideal choice for driving high performance adcs with resolutions up to 16 bits from dc to 70 mhz. the output common mode voltage is adjustable over a wide range, allowing the ada4938-1 to match the input of the adc. the internal common mode feedback loop also provides exceptional output balance as well as suppression of even-order harmonic distortion products. full differential and single-ended to differential gain configurations are easily realized with the ada4938-1. a simple external feedback network of four resistors determines the amplifiers closed-loop gain. the ada4938-1 is fabricated using adis proprietary third generation high-voltage xfcb process, enabling it to achieve very low levels of distortion with input voltage noise of only 2.2 nv/hz. the low dc offset and excellent dynamic performance of the ada4938-1 make it well suited for a wide variety of data acquisition and signal processing and applications. the ada4938-1 is available in a pb-free, 3 mm x 3mm lead frame chip scale package (lfcsp). it is specified to operate over the extended industrial temperature range of ?40c to +85c.
ada4938-1 preliminary technical data rev. pra | page 2 of 9 table of contents features .............................................................................................. 1 applications ....................................................................................... 1 functional block diagram .............................................................. 1 general description ......................................................................... 1 revision history ............................................................................... 2 specifications ..................................................................................... 3 dual supply operation ................................................................ 3 single supply operation ...............................................................5 absolute maximum ratings ............................................................7 thermal resistance .......................................................................7 esd caution ...................................................................................7 pin configuration and function descriptions ..............................8 outline dimensions ..........................................................................9 ordering guide .............................................................................9 revision history 12/06revision pra: initial version
preliminary technical data ada4938-1 rev. pra | page 3 of 9 specifications dual supply operation at 25 c, +v s = 5 v, ?v s = ?5 v, v ocm = 0 v, r g = r f = 200 , g = +1, r l, dm = 1 k, unless otherwise noted. all specifications refer to single-ended input and differential outputs, unless otherwise noted. table 1. parameter conditions min typ max unit d in to out performance dynamic performance ?3 db small signal bandwidth v out = 0.5 v p-p, differential input 1500 mhz bandwidth for 0.1 db flatness v out = 2 v p-p, differential input 125 mhz large signal bandwidth v out = 2 v p-p, differential input 1300 mhz v out = 4 v p-p, differential input 800 mhz slew rate v out = 2 v p-p 4700 v/s settling time 0.01%, v out = 2 vp-p 8.5 ns overdrive recovery time v in = 5 v to 0 v step, g = +2 4 ns noise/harmonic performance 1 second harmonic v out = 2 v p-p, 10 mhz ?108 dbc v out = 2 v p-p, 70 mhz ?79 dbc third harmonic v out = 2 v p-p, 10 mhz ?125 dbc v out = 2 v p-p, 70 mhz ?87 dbc imd 70 mhz dbc ip3 70 mhz dbm voltage noise (rti) 2.2 nv/hz noise figure g = +2 12 db input current noise 2 pa/hz input characteristics offset voltage v os, dm = v out, dm /2; v din+ = v din? = 0 v 1 mv t min to t max variation 4 v/c input bias current 3.5 a t min to t max variation ?0.01 a/c input resistance differential 6 m common mode 3 m input capacitance 1 pf input common-mode voltage ?4.7 to 3.4 v cmrr ?v out, dm /?v in, cm ; ?v in, cm = 1 v ?77 db output characteristics output voltage swing maximum ?v out ; single-ended output 1 4 v output current 95 ma output balance error ?v out, cm /?v out, dm ; ?v out, dm = 1 v; 10 mhz ?66 db v ocm to out performance v ocm dynamic performance ?3 db bandwidth 400 mhz slew rate 1700 v/s input voltage noise (rti) 7.5 nv/hz v ocm input characteristics input voltage range ?3.8 3.8 v input resistance 200 k input offset voltage v os, cm = v out, cm ; v din+ = v dinC = 0 v 1 3.5 mv input bias current 0.5 a v ocm cmrr ?v out, dm /?v ocm ; ?v ocm = 1 v ?75 db gain ?v out, cm /?v ocm ; ?v ocm = 1 v 1 v/v power supply
ada4938-1 preliminary technical data rev. pra | page 4 of 9 parameter conditions min typ max unit operating range 4.5 12 v quiescent current 40 ma t min to t max variation 40 a/c powered down < 1 ma power supply rejection ratio ?v out, dm /?v s ; ?v s = 1 v ?90 db power down ( pd ) pd input voltage powered down 1 v enabled 2 v turn-off time 1 s turn-on time 200 ns pd bias current enabled pd = 5 v 40 a disabled pd = 0 v 200 a operating temperature range ?40 +85 c
preliminary technical data ada4938-1 rev. pra | page 5 of 9 single supply operation at 25 c, +v s = 5 v, -v s = 0 v, v ocm = 2.5 v, r g = r f = 200 , g = +1, r l , dm = 1 k, unless otherwise noted. all specifications refer to single-ended input and differential output, unless otherwise noted. table 2. parameter conditions min typ max unit d in to out performance dynamic performance ?3 db small signal bandwidth v out = 0.5 v p-p, differential input 1500 mhz bandwidth for 0.1 db flatness v out = 2 v p-p, differential input 125 mhz large signal bandwidth v out = 2 v p-p, differential input 1100 mhz slew rate v out = 2 v p-p 3900 v/s settling time 0.01%, v out = 2 v p-p 8.1 ns overdrive recovery time v in = 2.5 v to 0 v step, g = +2 4 ns noise/harmonic performance second harmonic v out = 2 v p-p, 10 mhz ?115 dbc v out = 2 v p-p, 70 mhz ?87 dbc third harmonic v out = 2 v p-p, 10 mhz ?110 dbc v out = 2 v p-p, 70 mhz ?79 dbc imd 70 mhz dbc ip3 70 mhz dbm voltage noise (rti) 2.2 nv/hz noise figure g = +2 12 db input current noise 2 pa/hz input characteristics offset voltage v os, dm = v out, dm /2; v din+ = v din? = v ocm = 2.5 v 1 mv t min to t max variation 4 v/c input bias current 3.5 a t min to t max variation ?0.01 a/c input resistance differential 6 m common mode 3 m input capacitance 1 pf input common-mode voltage 0.3 to 3.4 v cmrr ?v out, dm /?v in, cm ; ?v in, cm = 1 v ?77 db output characteristics output voltage swing maximum ?v out ; single-ended output 1.1 3.9 v output current 95 ma output balance error ?v out, cm /?v out, dm ; ?v out, dm = 1 v ?66 db v ocm to out performance v ocm dynamic performance ?3 db bandwidth 400 mhz slew rate v = 0.5 v 1700 v/s input voltage noise (rti) nv/hz v ocm input characteristics input voltage range 1.2 3.8 v input resistance 200 k input offset voltage v os, cm = v out, cm ; v din+ = v dinC = v ocm = 2.5 v 1 mv input bias current 0.5 a v ocm cmrr ?v out, dm /?v ocm ; ?v ocm = 1 v ?75 db gain ?v out, cm /?v ocm ; ?v ocm = 1 v 1 v/v power supply operating range 4.5 12 v quiescent current 36 ma t min to t max variation 40 a/c
ada4938-1 preliminary technical data rev. pra | page 6 of 9 parameter conditions min typ max unit powered down < 1 ma power supply rejection ratio ?v out, dm /?v s ; ?v s = 1 v ?90 db power down ( pd ) pd input voltage powered down 1 v enabled 2 v turn-off time 1 s turn-on time 200 ns pd bias current enabled pd = 5 v 20 a disabled pd = 0 v ?120 a operating temperature range ?40 +85 c
preliminary technical data ada4938-1 rev. pra | page 7 of 9 absolute maximum ratings table 3. parameter rating supply voltage tbd power dissipation see figure 2 storage temperature range ?65c to +125c operating temperature range ?40c to +85c lead temperature (soldering, 10 sec) 300c junction temperature 150c stresses above those listed under absolute maximum rating may cause permanent damage to the device. this is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. thermal resistance ja is specified for the worst-case conditions; that is, ja is specified for a device (including exposed pad) soldered to the circuit board. table 4. thermal resistance package type ja unit 16-lead lfcsp (exposed pad) tbd c/w maximum power dissipation the maximum safe power dissipation in the ada4938-1 package is limited by the associated rise in junction temperature (t j ) on the die. at approximately 150c, which is the glass transition temperature, the plastic changes its properties. even temporarily exceeding this temperature limit can change the stresses that the package exerts on the die, permanently shifting the parametric performance of the ada4938-1. exceeding a junction temperature of 150c for an extended period can result in changes in the silicon devices, potentially causing failure. the power dissipated in the package (p d ) is the sum of the quiescent power dissipation and the power dissipated in the package due to the load drive. the quiescent power is the voltage between the supply pins (v s ) times the quiescent current (i s ). the power dissipated due to the load drive depends upon the particular application. the power due to load drive is calculated by multiplying the load current by the associated voltage drop across the device. rms voltages and currents must be used in these calculations. airflow increases heat dissipation, effectively reducing ja . in addition, more metal directly in contact with the package leads/exposed pad from metal traces, through-holes, ground, and power planes reduces the ja . figure 2 shows the maximum safe power dissipation in the package vs. the ambient temperature for the 16-lead lfcsp (tbd c/w) on a jedec standard 4-layer board. figure 2. maximum power dissipation vs. temperature for a 4-layer board esd caution
ada4938-1 preliminary technical data rev. pra | page 8 of 9 pin configuration and fu nction descriptions pin 1 indicator 1 fb -out 2 +in 3 -in 4 fb +out 11 -out 12 pd 10 +out 9v ocm top view figure 3. pin configuration table 5. pin function descriptions pin o. nemonic description 1 fb b -out negative output feedback pin 2 +in positive input summing node 3 ?in negative input summing node 4 fb b +out positive output feedback pin 5 to 8 +v s positive supply voltage 9 v ocm output common mode voltage 10 +out positive output 11 ?out negative output 12 pd power-down pin 13 to 16 ?v s negative supply voltage
preliminary technical data ada4938-1 rev. pra | page 9 of 9 outline dimensions 1 0.50 bsc 0.60 max p i n 1 i n d i c a t o r 1.50 ref 0.50 0.40 0.30 0.25 min 0.45 2.75 bsc sq top view 12 max 0.80 max 0.65 typ seating plane pin 1 indicato r 0.90 0.85 0.80 0.30 0.23 0.18 0.05 max 0.02 nom 0.20 ref 3.00 bsc sq * 1.65 1.50 sq 1.35 16 5 13 8 9 12 4 exposed pad (bottom view) * compliant to jedec standards mo-220-veed-2 except for exposed pad dimension. figure 4. 16-lead lead frame chip scale package [lfcsp_vq] 3 mm 3 mm body (cp-16-3) dimensions shown in millimeters ordering guide model ordering quantity temperature range pa ckage description package option branding ada4938-1ycpz-r2 5,000 ?40c to +85c 16-lead 3 mm 3 mm lfcsp cp-16 -3 ada4938-1ycpz-rl 1,500 ?40c to +85c 16-lead 3 mm 3 mm lfcsp cp-16 -3 ADA4938-1YCPZ-R7 250 ?40c to +85c 16-lead 3 mm 3 mm lfcsp cp-16 -3 t ?2006 analog devices, inc. all rights reserved. trademarks and registered trademarks are the property of their respective owners. pr06592-0-12/06(pra) ttt
|
